


ISPSD2021 Virtual Rooms and Schedule



ISPSD2021 Session Layout

May 31, Mon	June 1, Tue		June 2, Wed		June 3, Thu	
Nobunaga Room	Nobunaga Room	Ieyasu Room	Nobunaga Room	Ieyasu Room	Nobunaga Room	Ieyasu Room
12:10 12:40 12:40	12:10	12:10	12:10	12:10	12:10	12:10
Opening	Session 1 (HV) IGBTs	Session 2 (GaN) Dynamic Ron & Reliability of p-GaN Gate Technologies	Session 5 (LVT) Lateral Low Voltage Devices	Session 6 (SiC) SiC Device Ruggedness & Reliability	Session 9 (HV/LVT) Simulation Analysis for Silicon Vertical Devices	Session 10 (PK) Packaging Technologies: Characterization & Reliability
14:00 14:20	13:25 13:45	13:50 14:10	13:50 14:10	13:50 14:10	13:50 14:10	13:50
Plenary 1	Session 3 (ICD) ICs for High Efficiency & High Reliability	Session 4 (SiC) SiC Advanced Novel Devices	Session 7 (PK) Packaging Technologies: Integrated Modeling & Design	Session 8 (GaN) Advances on Fin-FETs & Alternative p-type Materials for GaN Devices	Session 11 (LVT) Vertical Low Voltage Devices and Late News	
15:40	15:50	15:50	15:50	15:50	15:50 15:50 16:10	
					Closing	

Virtual Poster Sessions, 10:00 May 31 – 15:50 June 3

Poster core time 16:10 ~ 17:40, May 31		Poster core time 16:10 ~ 17:40, June 1		Poster core time 16:10 ~ 17:40, June 2	
Session P1 (ICD) IC Design	Session P2 (SiC) SiC Devices and Technology	Session P3 (LVT) Low Voltage Devices and Power IC Device Technology	Session P4 (GaN) GaN Devices and Technology	Session P5 (HV) High Voltage Devices	Session P6 (PK) Module and Package Technologies